Modeling the impact of the trench depth on the gate-drain capacitance in power MOSFETs by Alatise, Olayiwola M. et al.
 University of Warwick institutional repository: http://go.warwick.ac.uk/wrap 
 
This paper is made available online in accordance with 
publisher policies. Please scroll down to view the document 
itself. Please refer to the repository record for this item and our 
policy information available from the repository home page for 
further information.  
To see the final version of this paper please visit the publisher’s website. 
Access to the published version may require a subscription. 
Author(s):  Alatise, O.  Parker-Allotey, N.  Jennings, M.  Mawby, P.  
Kennedy, I.  Petkos, G. 
Article Title: Modeling the Impact of the Trench Depth on the Gate–
Drain Capacitance in Power MOSFETs 
Year of publication: 2011 
Link to published article:  
http://dx.doi.org/10.1109/LED.2011.2159476 
Publisher statement: “© 2011 IEEE. Personal use of this material is 
permitted. Permission from IEEE must be obtained for all other uses, in 
any current or future media, including reprinting/republishing this 
material for advertising or promotional purposes, creating new 
collective works, for resale or redistribution to servers or lists, or reuse 
of any copyrighted component of this work in other works.” 
 
Alatise, O. et al. (2011). Modeling the Impact of the Trench Depth on 
the Gate–Drain Capacitance in Power MOSFETs. Electron Device 
Letters, Vol. 39(2), pp. 1269 - 1271 
 
 
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
1 
 
Abstract— The trench depth is important in low-voltage trench 
MOSFETs because it affects the switching losses through the 
gate-drain capacitance (CGD). The dependence of CGD on the 
trench depth is investigated by analytical modeling and 
experimental characterization. An analytical model that relates 
the trench depth, trench bottom oxide thickness, n- layer doping 
and the drain voltage (VD) to CGD is developed and validated by 
experimental measurements. Trench-MOSFETs with thick-
bottom-oxides have been fabricated with 1.3, 1.5, 1.7 and 2-µm 
deep trenches. CV measurements show that CGD is proportional to 
the trench depth at low VD and becomes increasingly independent 
of trench depth as VD is increased. The model is used to show that 
this is due to CGD being dominated by the oxide capacitance at low 
VD and the depletion capacitance at high VD. The fact that the 
average thickness of the trench bottom oxide decreases as the 
trench depth increases (because of additional sidewall oxide 
overlapping the drain) means that the impact of the trench depth 
is highest at low VD where the depletion capacitance is ineffective.  
  
Index Terms— Gate-drain capacitance, Switching losses, 
Trench MOSFET 
I. INTRODUCTION 
rench MOSFETs are known to outperform vertical DMOS 
and lateral MOSFETs as far as conduction losses are 
concerned. This is due to the fact that the channel current is 
vertical; hence, the channel density can be more readily 
increased by shrinking the cell pitch. However, the penalty for 
increased channel density is higher gate charge which 
translates to higher switching losses especially for power 
devices in fast switching applications [1]. The overlap between 
the gate and the drain makes the gate-drain capacitance (CGD) 
higher for trench MOSFETs compared with other power 
devices. Fig. 1 shows the cross-sectional image of a trench 
MOSFET and a schematic illustrating the terminal 
capacitances inherent in the design. Since increasing the trench 
depth increases the gate-drain overlap, it is expected to cause 
higher CGD and has been demonstrated to do so by previous 
studies [2]. To mitigate this, concepts like the thick bottom 
oxide (TBO), the W-gated trench [3] and the split gate have 
been developed to reduce CGD without compromising on the 
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conduction loss benefit of the trench structure. However, 
deeper trenches are known to reduce conduction losses 
because of increased modulation of the accumulation charge at 
the drain. Optimizing the trench depth is therefore very 
important. The objective of this study is to develop a deeper 
understanding of the relationship between the trench depth and 
the CGD by correlating analytical equations to experimental 
measurements. 
 
 
Fig. 1. A cross-sectional image and schematic of a Trench 
MOSFET showing the internal capacitances. 
II. GATE-DRAIN CAPACITANCE MODELLING 
CGD is the series combination of the trench bottom oxide 
capacitance and the depletion capacitance. The potential 
difference between the drain and the gate will be shared 
between the gate oxide and the depletion in the semiconductor. 
Equation (1) below shows a simplified version of how the 
oxide and depletion capacitance relate with CGD whereas 
equation (2) shows the depletion width [4] 
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where tD
/
 is the trench extension into the drain, tW is the trench 
width (see Fig. 1), tcell is the cell pitch, CGOX is the gate oxide 
capacitance density, CD is the depletion capacitance density, 
εSi is the dielectric constant of silicon, VD is the drain voltage, 
q is the electric charge and ND is the doping concentration of 
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the drift layer. Because the trench bottom is usually deeper 
than the p-body extension, (tD
/
 in Fig. 1 is greater than zero) 
CGOX in (1) is a parallel combination of the sidewall oxide 
capacitance (COX) and the bottom oxide capacitance (CBO). For 
conventional MOSFETs, COX = CBO and for TBO MOSFETs, 
COX > CBO (thinner sidewall oxides). Since the MOS capacitor 
at the trench bottom is a parallel combination of the bottom 
oxide capacitance (which is independent of tD) and the trench 
sidewall capacitance (which is dependent on tD), then CGOX can 
be expressed mathematically as 
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where xP is the p-body extension (see Fig. 1). Hence, as the 
trench depth is increased, tD
/
 increases and it can be seen from 
(3) that CGOX tends towards COX. Likewise, as the trench depth 
is decreased, tD
/
 decreases and CGOX tends towards CBO. 
Equation (3) applies to both conventional and TBO 
MOSFETs. For conventional MOSFETs, it can be seen in (3) 
that CGOX =COX. It can also be seen from (3), that in the case of 
zero trench extension into the drain (tD
/
=0), then CGOX=CBO. 
The depletion capacitance CD can be derived as the ratio of the 
dielectric constant of silicon to the depletion width. 
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By substituting (4) into (1), an equation for the CGD is derived 
showing its dependence on the trench depth and the drain 
voltage. 
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Equation (5) shows that the as CGOX and/or VD increases, the 
dependence of CGD on VD tends increasingly towards CGD α VD
-
0.5
. Equation (5) is useful in the sense that it can help device 
designers make a quick calculation of the CGD given the drift 
layer doping concentration (which will be fixed for a certain 
device voltage rating) and the thickness of the bottom oxide. 
This equation refers specifically to trench MOSFETs (both 
conventional and TBO); hence modifications will have to be 
made to optimize it for split-gate and other variants. Fig. 2 
shows a series of normalized CGD curves generated using the 
model in (5) with ND = 1 x 10
16
 cm
-3
. The capacitances have 
been normalized by using capacitance at 1.3 µm trench depth 
as the reference. These characteristics have been generated 
without taking the dependence of CGOX on the trench depth 
into account i.e. a constant value of CGOX is used in (5). Next, 
the dependence of CGOX on the trench depth is taken into 
account by using (3) and (5) to generate CGD vs. VD 
characteristics for different trench depths. It can be seen in Fig. 
3 that the CGD for the different trench depths converge at 
higher VD which is not the case in Fig. 2. To understand this, 
we need to refer back to (1), where the CGD is expressed as a 
series combination of CGOX and the CD and to (3) where CGOX 
is expressed as a parallel combination of COX and CBO (and the 
dependence of CGOX on the trench depth is taken into account). 
At low VD, the depletion width is small; hence CD is large 
meaning that CGD is dominated by CGOX. However, as VD 
increases, CD decreases due to the widening depletion width 
and CGD becomes dominated by CD; hence the differences in 
the CGOX become irrelevant. In other words, as VD increases, 
(5) tends towards CGD α VD
-0.5
 and CGOX becomes irrelevant. 
 
 
Fig. 2. Normalized CGD vs. VD for different trench depths 
predicted using the model in (5) with constant CGOX.  
 
Fig. 3. Normalized CGD vs. VD for different trench depths 
predicted using the model in (5) with CGOX determined by (3). 
III. MEASUREMENTS AND DISCUSSION  
Trench MOSFETs with TBOs have been manufactured with 
different trench depths so as to investigate the dependence of 
the CGD on the trench depth and validate the CGD model in (5). 
The fabrication process of the MOSFETs is detailed elsewhere 
[5]. The gate voltage vs. charge characteristic is measured and 
is shown in Fig. 4 where it can seen that there is a clear 
correlation with trench depth. The plateau in the characteristics 
of Fig. 4 indicates the period during the switching of the 
devices when CGD is being charged/discharged, hence the 
length of the plateau is proportional to CGD. The CGD of the 
devices were measured on a parameter analyzer, the results of 
which as shown in Fig. 5 as a function of VD. It can be seen in 
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Fig. 5 that CGD increases with the trench depth and with a 
stronger degree at lower VD. The characteristics exhibited in 
Fig. 5 resemble those in Fig. 3 more than Fig. 2 in the sense 
that the CGD for the different trench depths converge at higher 
VD. 
 
 
Fig. 4. The gate voltage as a function of gate charge for different 
trench depths showing gate charge increases with trench depth. 
 
Fig. 5. The measured gate-drain capacitances as functions of 
trench depths for the trench MOSFETs. 
 
Fig. 5 shows the importance of (3) since an increase in the 
trench depth (which is an increase in tD
/
 for the same p-body) 
results in a decrease in the average oxide thickness 
overlapping the drain for TBO MOSFETs. The model in (5) 
was only able to predict the behavior of the experimental 
measurements when the effect of the sidewall capacitance was 
taken into account. Hence, the CGD characteristics in Fig. 5 
converge for the different trench depths as is predicted by (3) 
and (5).  
Both the analytical model in (5) and the experimental 
measurements in Fig. 5 show that CGD increases with the 
trench depth (tD) particularly at low VD where the oxide 
capacitance dominates. Fig. 6 shows the percentage increase in 
CGD as a function of trench depth for the measurements, the 
model with (3) and the model with constant CGOX at VD = 1 V.  
Fig. 6 shows that incorporating (3) into the model causes it to 
predict a higher rate of change in CGD with respect to tD. Some 
discrepancy between the models and measurements is expected 
since (5) is limited because it does not account for MOSFET 
edge termination effects. At the edge termination, a gate 
polysilicon extension (designed to connect the gate poly to the 
gate metal) overlaps the drain field plate (designed for 
terminating fringing fields at the device edge) with a thick 
layer of TEOS (typically over 500 nm) as a buffer. Equation 
(5) describes the operation in the active area and is useful as a 
first approximation with more detailed knowledge of the mask 
design at the edge termination required to improve the 
accuracy of the model. 
 
 
Fig. 6. Percentage increase in CGD as a function of trench depth 
IV. CONCLUSION 
An analytical model has been developed for the CGD of 
discrete power trench MOSFETs relating the CGD to the trench 
depth, the trench bottom oxide thickness and drain voltage. 
Experimental measurements of CGD on fabricated devices with 
different trench depths have been used to validate the model 
which shows that CGD is proportional to the trench depth. The 
model also shows that the relationship between CGD and the 
drain voltage is best predicted when the dependence of the 
gate oxide capacitance on the trench depth is taken into 
account. Because increasing the trench depth has the effect of 
decreasing the average oxide thickness overlapping the drain, 
the measured characteristics for the different trench depths 
showed a convergence of the characteristics at high drain 
voltages.  
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